

ECE 281

Lesson 34 & 36: Microarchitecture

Digital Design and Computer Architecture Lecture Notes

© 2021 Sarah Harris and David Harris

These notes may be used and modified for educational and/or non-commercial purposes so long as the source is attributed.

Modified for use by USAF Academy, 2025

Chapter 7 :: Topics

- Introduction
- Performance Analysis
- **Single-Cycle Processor**
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture






which is faster?

**Next lesson:
Lab 5 Prelab Workday**


*instructor
perogative
day*

No Lab 5 Report

- 1: [Introduction](#)
- 2: [Single-Cycle Processor: Datapath lw Instruction](#)
- 3: [Single-Cycle Processor: Datapath Other Instructions](#)
- 4: [Single-Cycle Processor: Control](#)
- 5: [Single-Cycle Processor: Extending](#)
- 6: [Single-Cycle Processor: Performance](#)
- 6a: [Single-Cycle Processor: Testbench](#)
- 6b: [Single-Cycle Processor: SystemVerilog](#)
- 6c: [Single-Cycle Processor: Tie Celebration](#)


Application Software	
Operating Systems	
Architecture	
Micro-architecture	
Logic	
Digital Circuits	
Analog Circuits	
Devices	
Physics	

Last Time




Introduction

- **Microarchitecture:** how to implement an architecture in hardware
- Processor:
 - **Datapath:** functional blocks
 - **Control:** control signals



Microarchitecture

- **Multiple implementations** for a single architecture:
 - **Single-cycle:** Each instruction executes in a single cycle
 - **Multicycle:** Each instruction is broken up into series of shorter steps
 - **Pipelined:** Each instruction broken up into series of steps & multiple instructions execute at once



faster

Review: Instruction Formats

7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
funct7	rs2	rs1	funct3	rd	op
imm _{11:0}		rs1	funct3	rd	op
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
imm _{31:12}				rd	op
imm _{20,10:1,11,19:12}				rd	op
20 bits				5 bits	7 bits

R-Type

I-Type

S-Type

B-Type

U-Type

J-Type


RISC-V Processor

- Consider **subset** of RISC-V instructions:
 - R-type ALU instructions:
 - **add, sub, and, or, slt** ← R-type
 - Memory instructions:
 - **lw, sw** ← S-type
 - Branch instructions:
 - **beq** ← B-type

I type



RISC-V Architectural State Elements



Chapter 7: Microarchitecture

Single-Cycle RISC-V Processor

Example Program

- Design datapath
- View example program executing

in Instruction Memory
Example Program:


PC +4 +4 +4 +4	Address	Instruction	Type	Fields					Machine Language	
	0x1000	L7: <u>lw</u> x6, -4(x9)	I	imm _{11:0}	rs1	f3	rd	op	0000011	FFC4A303
	0x1004	<u>sw</u> x6, 8(x9)	S	imm _{11:5}	rs2	rs1	f3	imm _{4:0}	op	0100011 0064A423
	0x1008	<u>or</u> x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	0110011 0062E233
	0x100C	<u>beq</u> x4, x4, L7	B	imm _{12,10:5}	rs2	rs1	f3	imm _{4:1,11}	op	1100011 FE420AE3

Single-Cycle RISC-V Processor

- **Datapath:** start with `lw` instruction


- **Example:** `lw x6, -4(x9)`
`lw rd, imm(rs1)`

I-Type




Single-Cycle Datapath: l_w fetch

STEP 1: Fetch instruction




Single-Cycle Datapath: lw Reg Read

STEP 2: Read source operand (**rs1**) from RF




Single-Cycle Datapath: lw Immediate

STEP 3: Extend the immediate



Single-Cycle Datapath: lw Address


STEP 4: Compute the memory address



Address	Instruction			Type	Fields			Machine Language	
0x1000	L7:	lw	x6, -4(x9)	I	imm _{11:0}	rs1	f3	rd	op
					111111111100	01001	010	00110	0000011
									FFC4A303

Single-Cycle Datapath: lw Mem Read


STEP 5: Read data from memory and write it back to register file



Address	Instruction	Type	Fields	Machine Language
0x1000	L7: lw x6, -4(x9)	I	imm _{11:0} 111111111100 rs1 01001 f3 010 rd 00110 op 0000011	FFC4A303

Single-Cycle Datapath: PC Increment

STEP 6: Determine address of next instruction




Address	Instruction	Type	Fields			Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm _{11:0}	rs1	f3 rd op	0000011	FFC4A303
			111111111100	01001	010 00110		

Chapter 7: Microarchitecture

Single-Cycle Datapath: Other Instructions

Single-Cycle Datapath: sw

- **Immediate:** now in {instr[31:25], instr[11:7]}
- **Add control signals:** ImmSrc, MemWrite




Address	Instruction	Type	Fields					Machine Language	
			imm _{11:5}	rs2	rs1	f3	imm _{4:0}	op	
0x1004	sw x6, 8(x9)	S	0000000	00110	01001	010	01000	0100011	0064A423

Single-Cycle Datapath: Immediate


ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20] }	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7] }	S-Type

Difference?



Single-Cycle Datapath: R-type


- Read from **rs1** and **rs2** (instead of **imm**)
- Write *ALUResult* to **rd**



Address	Instruction	Type	Fields					Machine Language	
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	0062E233
			0000000	00110	00101	110	00100	0110011	

Single-Cycle Datapath: beq

Calculate **target address**: $PCTarget = PC + imm$




Address	Instruction	Type	Fields				Machine Language
0x100C	beq x4, x4, L7	B	imm _{12,10:5}	rs2	rs1	f3	imm _{4:1,11} op
			1111111	00100	00100	000	10101 1100011
							FE420AE3


Single-Cycle Datapath: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20] }	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7] }	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0 }	B-Type


I-Type




S-Type



B-Type



Single-Cycle RISC-V Processor




Chapter 7: Microarchitecture


Single-Cycle Control

Single-Cycle Control

High-Level View




Low-Level View



Single-Cycle Control: Main Decoder


op	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01



000
001
10
11


Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Review: ALU

101	SLT
-----	-----




Single-Cycle Control: ALU Decoder



Single-Cycle Control: ALU Decoder


<i>ALUOp</i>	<i>funct3</i>	<i>op₅</i> , <i>funct7₅</i>	Instruction	<i>ALUControl_{2:0}</i>
00	x	x	lw, sw	000 (add)
01	x	x	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	x	slt	101 (set less than)
	110	x	or	011 (or)
	111	x	and	010 (and)



Example: and

And

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



and ~~x5~~, x6, x7

Chapter 7: Microarchitecture

Extending the Single-Cycle Processor

Extended Functionality: I-Type ALU

Enhance the single-cycle processor to handle **I-Type ALU instructions**: `addi`, `andi`, `ori`, and `slti`

- **Similar to R-type** instructions
- But **second source** comes from **immediate**
- Change ***ALUSrc*** to select the immediate
- And ***ImmSrc*** to pick the correct immediate

Extended Functionality: I-Type ALU


op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01
19	I-type	1	00	1	0	0	0	10



Extended Functionality: addi

addi

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10



addi x5, x6, -33

Extended Functionality: jal


Enhance the single-cycle processor to handle **jal**

- ① jump subroute
- ② $ra \leftarrow PC+4$

- **Similar to beq**
- But jump is **always taken**
 - **PCSrc** should be 1
- **Immediate format** is different
 - Need a new *ImmSrc* of 11
- And **jal** must **compute PC+4** and **store in rd**
 - Take PC+4 from adder through ResultMux

or $ra \leftarrow$


Extended Functionality: jal




Extended Functionality: *ImmExt*

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type


I-Type




B-Type



S-Type



J-Type




Extended Functionality: jal

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	lw	1	00	1	0	01	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	00	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	l-type	1	00	1	0	00	0	10	0
111	jal	1	11	X	0	10	0	XX	1

Extended Functionality: jal

- jumps to subroutine
- return address saved in ra

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
111	jal	1	11	X	0	10	0	XX	1



Chapter 7: Microarchitecture

Single-Cycle Performance

Processor Performance


Program Execution Time

$$= (\# \text{instructions})(\text{cycles/instruction})(\text{seconds/cycle})$$


$$= \# \text{ instructions} \times \text{CPI} \times T_c$$

Handwritten annotations below the equation:

- Under $\# \text{ instructions}$: 100 with an upward arrow.
- Under $\times$: $\cdot$ with an upward arrow.
- Under CPI : 1 with an upward arrow.
- Under $\times$: $\cdot$ with an upward arrow.
- Under T_c : 100 ns (circled in red) with a red star below it.



Single-Cycle Processor Performance



T_c limited by critical path (1w)

Single-Cycle Processor Performance

- **Single-cycle critical path:**

$$T_{c_single} = t_{pcq_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- **Typically, limiting paths are:**

- memory, ALU, register file

- *So,*
$$\begin{aligned} T_{c_single} &= t_{pcq_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup} \\ &= t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup} \end{aligned}$$

Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{mux}	30
AND-OR gate	t_{AND-OR}	20
ALU	t_{ALU}	120
Decoder (Control Unit)	t_{dec}	25
Extend unit	t_{ext}	35
Memory read	t_{mem}	200 <i>slowest</i>
Register file read	t_{RFread}	100
Register file setup	$t_{RFsetup}$	60

$$\begin{aligned}T_{c_single} &= t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup} \\&= (40 + 2*200 + 100 + 120 + 30 + 60) \text{ ps} = \mathbf{750 \text{ ps}}\end{aligned}$$

Single-Cycle Performance Example

Program with 100 billion instructions:

$$\begin{aligned}\text{Execution Time} &= \# \text{ instructions} \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(1)(750 \times 10^{-12} \text{ s}) \\ &= \mathbf{75 \text{ seconds}}\end{aligned}$$