Skip to main content

Ctrl+K

ECE 281: Digital Design and Computer Architecture

In Class Exercise

BCE 0: Get started with Git
ICE 1: OR Gates
ICE 2: Half-Adder
ICE 3: Full Adder
ICE 4: Stoplight
ICE 5: Basic Elevator Controller
ICE 6: Time Division Multiplexor

Labs

Lab 1 - ThirtyOneDayMonth
Lab 2 - Seven Segment Display Decoder
Lab 3 - Thunderbird Turn Signal
Lab 4 - Moore Elevator Controller
Lab 5 - Basic CPU

Homework

HW 6 - Digital Schematics

Appendix

GitHub real fast
Xilinx Vivado

Repository
Open issue

Search

Ctrl+K

By DFEC

© Copyright 2024.